blob: e8df0386efa9e16935fef2f5a91b9bf4f8b11fdc (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
/*******************************************************************************
* Copyright (c) 2007, 2012 Wind River Systems, Inc. and others.
* All rights reserved. This program and the accompanying materials
* are made available under the terms of the Eclipse Public License v1.0
* and Eclipse Distribution License v1.0 which accompany this distribution.
* The Eclipse Public License is available at
* http://www.eclipse.org/legal/epl-v10.html
* and the Eclipse Distribution License is available at
* http://www.eclipse.org/org/documents/edl-v10.php.
* You may elect to redistribute this code under either of these licenses.
*
* Contributors:
* Wind River Systems - initial API and implementation
*******************************************************************************/
/*
* This module provides CPU specific definitions for X86.
*/
#ifdef _WRS_KERNEL
# if CPU_FAMILY == SIMNT || CPU_FAMILY == I80X86 || CPU_FAMILY == SIMLINUX
#ifdef _WRS_CONFIG_LP64
# define __x86_64__ 1
# define rip pc
#else
# define __i386__ 1
# define eip pc
#endif
# undef BREAK_INST
# endif
# include <system/VxWorks/tcf/context-vxworks.h>
#endif
#if defined(_AMD64_) && !defined(__x86_64__)
#define __x86_64__ 1
#endif
#if defined(__i386__) || defined(__x86_64__)
#include <tcf/regset.h>
#if !defined(ENABLE_HardwareBreakpoints)
# define ENABLE_HardwareBreakpoints 1
#endif
extern RegisterDefinition * regs_index;
extern unsigned char BREAK_INST[1];
#define ENABLE_ini_cpudefs_mdep 1
extern void ini_cpudefs_mdep(void);
#else
# error "Unknown CPU"
#endif
|
